



(PCN item # 1) Serial Ports-Enable and Three-State comparison for BF538/ BF538F Rev D & Rev E data sheets

Rev D product data sheet:

Table 33. Serial Ports—Enable and Three-State

Parameter	Min	Max	Unit
<i>Switching Characteristics</i>			
t_{DTENE} Data Enable Delay from External TSCLKx ¹	0		ns
t_{DDTE} Data Disable Delay from External TSCLKx ¹		10.0	ns
t_{DTENI} Data Enable Delay from Internal TSCLKx ¹	-2.0		ns
t_{DDTI} Data Disable Delay from Internal TSCLKx ¹		3.0	ns

¹ Referenced to drive edge.

Rev E product data sheet:

Table 33. Serial Ports—Enable and Three-State

Parameter	Min	Max	Unit
<i>Switching Characteristics</i>			
t_{DTENE} Data Enable Delay from External TSCLKx ¹	0		ns
t_{DDTE} Data Disable Delay from External TSCLKx ^{1, 2, 3}		10	ns
t_{DTENI} Data Enable Delay from Internal TSCLKx ¹	-2		ns
t_{DDTI} Data Disable Delay from Internal TSCLKx ^{1, 2, 3}		3	ns

¹ Referenced to drive edge.

² Applicable to multichannel mode only.

³ TS CLKx is tied to RSCLKx.



Other Changes for Rev E data sheet (PCN item #'s 2 & 3)

◆ (PCN item #2):

- Added new footnote #3 to Operating Conditions Table:
- *When VDDEXT < 2.70 V, on-chip voltage regulation is not supported*

◆ (PCN item #3):

- Added new Table #38 for Timer Clock Timing

Table 38. Timer Clock Timing

Parameter	Min	Max	Unit
Switching Characteristic			
t _{TOP} Timer Output Update Delay After PPI_CLK High		12	ns



(PCN item #'s 4 & 5) Timer Cycle Timing comparison for BF538/ BF538F Rev D & Rev E data sheets

Rev D product data sheet:

Table 38. Timer Cycle Timing

Parameter	Min	Max	Unit
<i>Timing Characteristics</i>			
t_{WL} Timer Pulse Width Input Low ¹ (Measured in SCLK Cycles)	1		SCLK
t_{WH} Timer Pulse Width Input High ¹ (Measured in SCLK Cycles)	1		SCLK
<i>Switching Characteristic</i>			
t_{HTO} Timer Pulsewidth Output (measured in SCLK Cycles)	1	$(2^{32} - 1)$	SCLK

¹The minimum pulse widths apply for TMRx input pins in width capture and external clock modes. They also apply to the PF1 or PPI_CLK input pins in PWM output mode.

Rev E product data sheet:

Table 39. Timer Cycle Timing

Parameter	Min	Max	Unit
<i>Timing Characteristics</i>			
t_{WL} Timer Pulse Width Input Low ¹	$1 \times t_{SCLK}$		ns
t_{WH} Timer Pulse Width Input High ¹	$1 \times t_{SCLK}$		ns
t_{TS} Timer Input Setup Time Before CLKOUT Low ²	6.5		ns
t_{TH} Timer Input Hold Time After CLKOUT Low ²	-1		ns
<i>Switching Characteristics</i>			
t_{HTO} Timer Pulse Width Output	$1 \times t_{SCLK}$	$(2^{32} - 1) \times t_{SCLK}$	ns
t_{TOD} Timer Output Delay After CLKOUT High		6	ns

¹ The minimum pulse widths apply for TMRx signals in width capture and external clock modes.

² Either a valid setup and hold time or a valid pulse width is sufficient. There is no need to resynchronize timer flag inputs.